In this paper, a novel voltage equalizer is developed for series battery strings based on the two-phase switched capacitor technique. Different from the conventional voltage equalizers which are developed by switched-mode power converters, bulky magnetic components and complex monitoring and control system are avoided in the proposed system. Just a pair of complementary pulse signals with constant switching frequency and fixed duty ratio are required to control all of switches employed in the proposed voltage equalizer, and charge transfers from the higher voltage battery cells to lower voltage ones automatically. The circuit configuration and operation principle are provided in this paper. The model of the proposed voltage equalizer is also derived. Comparison with other works indicates that the proposed method is superior to the conventional switched-capacitor (SC) voltage equalizer for the high stack of series battery strings. Experimental results demonstrate that the proposed voltage equalization system is capable of excellent voltage balancing performance with a simple control method.
Introduction
Series-connected batteries or electric double-layer capacitors (EDLCs) are widely used in handheld and portable consumer products, electric vehicles, as well as renewable energy applications such as photovoltaic and wind power generation systems. As a unit, the series string is charged and discharges together. Because of non-uniform individual cell properties, united operation causes the small imbalance in the form of unequal voltages among series cells during charging and discharging periods. Overcharge and deep discharge both will cause the battery cell to be deteriorated forever or even worse [1, 2] . The poor performance of single cell will limit the normal operation of the whole series string [3] The voltage balancing device, also known as voltage equalizer, is therefore indispensable equipment in battery management systems (BMS) [4] .
From the viewpoint of the attributes of components used for voltage equalization, voltage equalizers could be grouped into three types. The first ones are known as "resistor bleeding balancing" [5] . This method uses resistors which are connected in parallel with each cell though switches to reduce the excess voltage. The excess energy from the higher voltage cells is consumed by resistors in the form of heat and this method is also called an energy-consuming voltage equalizer.
In order to avoid the waste of energy during the voltage balancing process, another type of voltage equalizer is developed by employing DC-DC converters to charge the lower voltage battery cells or discharge the higher ones. As a result, various switch-mode converters are introduced and been reconfigured to be voltage equalizers for battery or EDLC strings [6, 7] . A common characteristic of this type of voltage equalization system is that bulky magnetic components are used as the energy transfer device. The closed loop controller with voltage sensors is therefore usually required to avoid the risk of magnetic saturation in inductors and the uniform leakage inductances are required for multi-winding transformers. Additionally, it is of interest that a large number of diodes is found in the voltage balancing systems as suggested in [8] . In low voltage applications, the inherent voltage drop of diodes may cause a large amount of power losses and make the efficiency difficult to improve.
Switched-capacitor (SC) voltage equalizers, as the third voltage balancing technology, are developed by using SC converters to directly transfer charge from the higher voltage battery/EDLC cells to the lower ones. The main advantages of this technique are that the bulky magnetic components are no longer needed and just a pair of complementary pulse signals with fixed duty ratio 0.5 is required to control all switches [9, 10] . It means SC voltage equalizer can be designed with smaller size and lower cost. The conventional structure of SC voltage equalizers is shown in Figure 1a [11] . Its resonant versions are also developed in [12] for high efficiency applications. In this structure, the charge flows just in two adjacent battery cells. The balancing speed is therefore limited, which makes this structure difficult to apply in those series strings with larger numbers of cells. The double-tiered version of this structure is presented in [13] to improve this balancing speed. However, this novel method does not fundamentally solve the problem that charge cannot be transferred from the highest voltage cell to the lowest one directly.
2 inductances are required for multi-winding transformers. Additionally, it is of interest that a large number of diodes is found in the voltage balancing systems as suggested in [8] . In low voltage applications, the inherent voltage drop of diodes may cause a large amount of power losses and make the efficiency difficult to improve.
In this paper, a novel design concept of SC voltage equalization system is presented to overcome the problem existed in the conventional structure (see Figure 1a) . The structure of the proposed system is shown in Figure 1b , which is also developed based on the two-phase SC technique. All switches are therefore controlled by just a pair of complementary pulse signals with fixed frequency and duty ratio. These features are very similar to the previous work presented in [14] but with different topology and circuit configuration. The main advantage of the proposed SC voltage equalizer compared to the conventional one is that charge can be transferred from any one battery cell with higher voltage to any one lower voltage cell directly. It means the voltage balancing speed could be significantly higher than the conventional one and makes the SC voltage balancing technique usable for those battery strings with a larger number of series cells. In this paper, a novel design concept of SC voltage equalization system is presented to overcome the problem existed in the conventional structure (see Figure 1a) . The structure of the proposed system is shown in Figure 1b , which is also developed based on the two-phase SC technique. All switches are therefore controlled by just a pair of complementary pulse signals with fixed frequency and duty ratio. These features are very similar to the previous work presented in [14] but with different topology and circuit configuration. The main advantage of the proposed SC voltage equalizer compared to the conventional one is that charge can be transferred from any one battery cell with higher voltage to any one lower voltage cell directly. It means the voltage balancing speed could be significantly higher than Energies 2016, 9, 138 3 of 15 the conventional one and makes the SC voltage balancing technique usable for those battery strings with a larger number of series cells.
Proposed Automatic Switched-Capacitor Voltage Equalizer of Battery Strings

Circuit Configuration
As shown in Figure 1b , the proposed voltage equalization system is designed based on the switched capacitor technique. It means bulky magnetic components are absent in the power conversion system. For a battery/EDLC pack formed by n series cells, n switched capacitors and 4n´3 switches are required. There are two clock phases Φ 1 and Φ 2 as indicated in Figure 2 , for which the switch will be closed. The process, charge transferred from the higher voltage cells to the lower ones, is completed by alternatively switching the capacitors from in-series to in-parallel and vice versa. Based on the assumptions that there are the same on-resistance r S for all switches and the same equivalent series resistance (ESR) r C for all capacitors employed in the system, the circuit is also reconfigured into two capacitive networks as shown in Figure 3a -c separately in the two clock phases, where R k and R i are the total resistance of the capacitive loops and both are equal the sum of the ESR of one capacitor and the on-resistance of three switches, i.e., R i = R k = r C + 3r S .
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As shown in Figure 1b , the proposed voltage equalization system is designed based on the switched capacitor technique. It means bulky magnetic components are absent in the power conversion system. For a battery/EDLC pack formed by n series cells, n switched capacitors and 4n − 3 switches are required. There are two clock phases Φ1 and Φ2 as indicated in Figure 2 , for which the switch will be closed. The process, charge transferred from the higher voltage cells to the lower ones, is completed by alternatively switching the capacitors from in-series to in-parallel and vice versa. Based on the assumptions that there are the same on-resistance rS for all switches and the same equivalent series resistance (ESR) rC for all capacitors employed in the system, the circuit is also reconfigured into two capacitive networks as shown in Figure 3a -c separately in the two clock phases, where Rk and Ri are the total resistance of the capacitive loops and both are equal the sum of the ESR of one capacitor and the on-resistance of three switches, i.e., Ri = Rk = rC + 3rS. In the stable state, two operation manners are found in phase Φ1. For the case that the initial voltage across the capacitor Ck is higher than that for battery cell Bk, the capacitor will discharge to the cell Bk causing the capacitor voltage decrease as shown in Figure 3a . Conversely, the capacitor will be charged by the battery cell Bk when its initial voltage is lower than the later, as shown in Figure 3b . For the phase Φ2, all capacitors are connected in parallel and charge flows form the capacitors with higher voltage to the lower ones as shown in Figure 3c . In the stable state, two operation manners are found in phase Φ 1 . For the case that the initial voltage across the capacitor C k is higher than that for battery cell B k , the capacitor will discharge to the cell B k causing the capacitor voltage decrease as shown in Figure 3a . Conversely, the capacitor will be As mentioned before, charge will flow from the capacitor with higher initial voltage to the battery cell causing the voltage across the capacitor C k to decrease from its maximum value to the minimum value. The voltage across the battery cell could be seen as constant based on the premise that the capacity of the cell B k is far larger than that for C k . The variation of the capacitor current and voltage can be therefore expressed by:
The minimum voltage across the capacitor is obtained at the end of the discharge process. It will be equal to the battery cell's voltage when the R k C k constant is far small than the charging duration T 1 as shown by Figure 4a . Otherwise, the minimum voltage will be higher than the voltage across the battery cell as shown in Figure 4b . 
Charge Transferred from Capacitor to Battery for Φ1
As mentioned before, charge will flow from the capacitor with higher initial voltage to the battery cell causing the voltage across the capacitor Ck to decrease from its maximum value to the minimum value. The voltage across the battery cell could be seen as constant based on the premise that the capacity of the cell Bk is far larger than that for Ck. The variation of the capacitor current and voltage can be therefore expressed by:
The minimum voltage across the capacitor is obtained at the end of the discharge process. It will be equal to the battery cell's voltage when the RkCk constant is far small than the charging duration T1 as shown by Figure 4a . Otherwise, the minimum voltage will be higher than the voltage across the battery cell as shown in Figure 4b . During the whole discharging process, the amount of charge and energy released by the capacitor are given by:
All charge released by the capacitor Ck will be transferred to Bk. However, the energy absorbed by the battery cell is not the same as that released by Ck, and is expressed as:
The energy loss can be therefore derived from Equations (4) and (5), and is given by:
Charge Transferred from Battery to Capacitor for Φ1
In the phase Φ1, when the battery cell's voltage is higher than the voltage across the corresponding capacitor, charge will flow from the cell Bi to the capacitor and Ci is charged. The During the whole discharging process, the amount of charge and energy released by the capacitor are given by:
All charge released by the capacitor C k will be transferred to B k . However, the energy absorbed by the battery cell is not the same as that released by C k , and is expressed as:
The energy loss can be therefore derived from Equations (4) and (5), and is given by: In the phase Φ 1 , when the battery cell's voltage is higher than the voltage across the corresponding capacitor, charge will flow from the cell B i to the capacitor and C i is charged. The capacitor voltage rises from its minimum value to the maximum value. The variation of the capacitor current and voltage during the charging process can be expressed by:
The maximum voltage across the capacitor is also obtained at the end of the charging process. Similar with the discharging process analyzed before, the maximum capacitor voltage will be equal to the battery cell's voltage when the R i C i constant is far small than the charging duration T 1 as shown by Figure 5a . Otherwise, the maximum voltage will be lower than the voltage across the battery cell as shown in Figure 5b .
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The maximum voltage across the capacitor is also obtained at the end of the charging process. Similar with the discharging process analyzed before, the maximum capacitor voltage will be equal to the battery cell's voltage when the RiCi constant is far small than the charging duration T1 as shown by Figure 5a . Otherwise, the maximum voltage will be lower than the voltage across the battery cell as shown in Figure 5b . The amount of charge and energy released by the battery cell Bi during the charging process are given by:
Similarly, all of charge will be transferred to Ci and the incremental energy for the capacitor is expressed as:
According to the Equations (10) and (11), the energy loss the charging process is given as:
Capacitor Balancing Analysis for Φ2
During the phase Φ2, all capacitors with different voltages are connected in parallel though switches as shown in Figure 3c . Charge flows from the capacitors with the higher voltage to the ones with lower voltage causing the higher capacitor voltages to decrease and the lower ones to increase gradually as shown in Figure 6 . In the case that the period of the phase Φ2 is far longer than the all RC constants of the capacitive network, all capacitor voltages would change to the same level at the end of this duration. The amount of charge and energy released by the battery cell B i during the charging process are given by:
Similarly, all of charge will be transferred to C i and the incremental energy for the capacitor is expressed as:
Capacitor Balancing Analysis for Φ 2
During the phase Φ 2 , all capacitors with different voltages are connected in parallel though switches as shown in Figure 3c . Charge flows from the capacitors with the higher voltage to the ones with lower voltage causing the higher capacitor voltages to decrease and the lower ones to increase gradually as shown in Figure 6 . In the case that the period of the phase Φ 2 is far longer than the all RC Taking the capacitors Ci with higher initial voltage and Ck with lower initial voltage as example, the capacitor voltage VCi decreases from its maximum value to the minimum whereas VCk changes in the opposite manner. The amounts of charge absorbed by Ck and released from Ci are also QCk and QCi, respectively, as given by Equations (3) and (9) . Additionally, the energy decrease in the capacitor Ci is the same as that of it absorbed in the phase Φ1 as given in Equation (11) . And the incremental energy in Ck is the same as that of it released in the phase Φ1 as given in Equation (4).
Modeling of Proposed SC Voltage Equalizer
In order to facilitate analysis, the following assumptions are made: (i) the on-resistance of switches is so small as compared to the ESR of capacitors that it could be neglected or regarded as a part of the ESR of capacitors; (ii) all capacitors employed in the system have the same capacitance C and ESR rC. In this case, the state circuit of Figure 3c is redrawn in Figure 7a . The voltage difference between the points A and B can be expressed as:
By using Kirchhoff's current law (KCL) at the point of A, the KCL equation could be obtained as given by:
When the KCL Equation (14) is substituted into Equation (13), the voltage VAB could be further expressed as:
where qCm is the amount of charge stored in the capacitor Cm and qtotal is the total amount of charge of all capacitors. During the whole capacitor balancing process of the phase Φ2, though charge is transferred from capacitors with the higher voltage to those with the lower voltage, the total charge Taking the capacitors C i with higher initial voltage and C k with lower initial voltage as example, the capacitor voltage V Ci decreases from its maximum value to the minimum whereas V Ck changes in the opposite manner. The amounts of charge absorbed by C k and released from C i are also Q Ck and Q Ci , respectively, as given by Equations (3) and (9) . Additionally, the energy decrease in the capacitor C i is the same as that of it absorbed in the phase Φ 1 as given in Equation (11) . And the incremental energy in C k is the same as that of it released in the phase Φ 1 as given in Equation (4).
In order to facilitate analysis, the following assumptions are made: (i) the on-resistance of switches is so small as compared to the ESR of capacitors that it could be neglected or regarded as a part of the ESR of capacitors; (ii) all capacitors employed in the system have the same capacitance C and ESR r C . In this case, the state circuit of Figure 3c is redrawn in Figure 7a . (3) and (9) . Additionally, the energy decrease in the capacitor Ci is the same as that of it absorbed in the phase Φ1 as given in Equation (11) . And the incremental energy in Ck is the same as that of it released in the phase Φ1 as given in Equation (4).
Taking the capacitors
Ci with higher initial voltage and Ck with lower initial voltage as example, the capacitor voltage VCi decreases from its maximum value to the minimum whereas VCk changes in the opposite manner. The amounts of charge absorbed by Ck and released from Ci are also QCk and QCi, respectively, as given by Equations
Modeling of Proposed SC Voltage Equalizer
where qCm is the amount of charge stored in the capacitor Cm and qtotal is the total amount of charge of all capacitors. During the whole capacitor balancing process of the phase Φ2, though charge is transferred from capacitors with the higher voltage to those with the lower voltage, the total charge The voltage difference between the points A and B can be expressed as:
pV Cm`rC I Cm q
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When the KCL Equation (14) is substituted into Equation (13), the voltage V AB could be further expressed as:
where q Cm is the amount of charge stored in the capacitor C m and q total is the total amount of charge of all capacitors. During the whole capacitor balancing process of the phase Φ 2 , though charge is transferred from capacitors with the higher voltage to those with the lower voltage, the total charge is constant and the voltage V AB is therefore can be seen as a constant voltage source. As a result, the equivalent circuit for the phase Φ 2 is derived form above analysis as shown in Figure 7b . Based on the assumptions made before, the variation of the voltage across the capacitor C k , which corresponds to the battery cell B k with lower voltage, can be expressed as:
Considering the minimum and maximum values of the capacitor voltage V Ck are obtained at the end of the periods of the phases Φ 1 and Φ 2 , respectively, the relationship of the voltages V Bk and V AB can be derived as:
where I Bk is the average current flowing into the battery cell B k and R Bk is the equivalent resistance of the switched capacitor power conversion circuit between V Bk and V AB . They are expressed as:
where f S is the switching frequency, i.e., f S " 1{T S . Similarly, the variation of the voltage across the capacitor C i , which corresponds to the battery cell B i with higher voltage, can be expressed as:
The maximum and minimum capacitor voltages are obtained at the end of the periods of the phases Φ 1 and Φ 2 , respectively, the relationship of the voltages V Bi and V AB can be therefore expressed by:
where I Bi is the average current flowing out of the battery cell B i and R Bi is the equivalent resistance between V Bk and V AB . They are given as:
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It can be seen from the Equations (20) and (25) that there is the same equivalent resistance between the constant voltage source V AB and any one battery cell, regards of the cell B i with higher voltage or the cell B k with lower voltage.
As well known, an SC power conversion circuits can be equivalent to a combination of an ideal DC transformer and an equivalent resistance [15] [16] [17] . The model of the proposed automatic voltage equalizer with battery string is derived based on the above analysis, as depicted in Figure 8 . The turns of the ideal multi-winding DC transformer are the same. The value of the equivalent resistor R B is the same as R Bk and R Bi given in Equations (20) and (25). In the case that ignoring the impact of parasitic resistance, the equivalent resistor R B could be simplified as given by:
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Comparison of Proposed Switched-Capacitor Voltage Equalizer with Conventional One
Switch Stress Comparison
For the switch stress, all of switches in the conventional one share the same voltage stress VB which is the battery's cell voltage. The same switch stress is also found across all switches Sbi, Sci and Sdi (i = 2, …, n) in the proposed voltage equalizer (see Figure 1b) . For the switch Saj (j = 1, 2, …, n), it withstands the blocking voltage (j − 1)VB. It means the blocking voltage increases along with the increase of the number j and the maximum switch stress (n − 1)VB is found across the switch San. Considering the cell voltage VB is usually not higher than 4 V for lithium batteries or 3 V for EDLCs, there is no difficulty to select appropriate transistors to meet the requirement of switch stresses.
For the conventional SC voltage equalizer, a switch is connected to the midpoint tap of two nearby switched capacitors when it is ON. We denote that the capacitor current is positive during charging process whereas it is negative for discharging process. The switch current is therefore the algebraic difference of the two capacitors' charging or discharging current, i.e., (iCk + 1 − iCk). The same current is also found for the group of switches Saj in the proposed equalization system. For the switch Sbj, its current is the same as the capacitor current iCj. Additionally, the currents flowing though Scj and Sdj are the same and both equal to the algebraic sum of all capacitor currents iCk (k = 1, 2, …, j − 1). The blocking current of each switch can be therefore derived from the maximum charging and discharging currents of corresponding switched capacitors. 
Model Comparison
Comparison of Proposed Switched-Capacitor Voltage Equalizer with Conventional One
Switch Stress Comparison
For the switch stress, all of switches in the conventional one share the same voltage stress V B which is the battery's cell voltage. The same switch stress is also found across all switches S bi , S ci and S di (i = 2, . . . , n) in the proposed voltage equalizer (see Figure 1b) . For the switch S aj (j = 1, 2, . . . , n), it withstands the blocking voltage (j´1)V B . It means the blocking voltage increases along with the increase of the number j and the maximum switch stress (n´1)V B is found across the switch S an . Considering the cell voltage V B is usually not higher than 4 V for lithium batteries or 3 V for EDLCs, there is no difficulty to select appropriate transistors to meet the requirement of switch stresses.
For the conventional SC voltage equalizer, a switch is connected to the midpoint tap of two nearby switched capacitors when it is ON. We denote that the capacitor current is positive during charging process whereas it is negative for discharging process. The switch current is therefore the algebraic difference of the two capacitors' charging or discharging current, i.e., (i Ck`1´iCk ). The same current is also found for the group of switches S aj in the proposed equalization system. For the switch S bj , its current is the same as the capacitor current i Cj . Additionally, the currents flowing though S cj and S dj Energies 2016, 9, 138 9 of 15 are the same and both equal to the algebraic sum of all capacitor currents i Ck (k = 1, 2, . . . , j´1). The blocking current of each switch can be therefore derived from the maximum charging and discharging currents of corresponding switched capacitors.
Model Comparison
Using the same modeling method described in the Section 3 for the voltage equalizer of Figure 1a , its model is obtained as shown in Figure 9 . The equivalent resistance R B is the same as that for the model of the proposed one as shown in Figure 8 with the premise that there are same capacitors and switching frequency in the two voltage equalizers. It could be seen clearly that there are multiple ideal DC transformers with two windings in the model of Figure 9 . The two windings of each transformer are connected with the two adjacent battery cells. In contrast, there is only one ideal DC transformer with multiple windings in the model of the proposed voltage equalizer as shown in Figure 8 . Comparing the two models, the equivalent resistance between two adjacent battery/EDLC cells is 2RB is Figure 8 whereas is RB in Figure 9 . It means the charge-balancing speed of the conventional equalizer (see Figure 1a) is twice that of the proposed one. However, when charge is need to transfer from the battery cell Bi with higher initial voltage to Bk with lower initial voltage, the speed is no longer the same as that for two adjacent cells. In order to facilitate analysis, assuming the cell number k is larger than i, i.e., k > i. It could be obtained from the model of Figure 9 that the equivalent resistance between the two cells Bk and Bi is (k − i)RB, whereas the equivalent resistance 2RB is still found between Bk and Bi in the model of Figure 8 .
Hence, the balancing speed of the conventional equalizer is directly related to the interval between the cells Bk and Bi. The farther the interval, the slower the speed is. For the proposed voltage equalizer, however, the balancing speed is independent of the cells' interval.
Assuming the same power (Vin × Iin) flows into the cell-port of Bi and the cell-port of Bk is configured as the output terminal in the two compared systems, it could be found that the power loss during the transferring process is (k − i)RBIin 2 for the conventional equalizer whereas 2RBIin 2 for the proposed one. Clearly, the power conversion efficiency of the proposed voltage equalizer is higher than that for the conventional one when the interval (k − i) is larger than 2.
Summing up the above analysis, the conventional voltage equalizer of Figure 1a is more suitable for the battery/EDLC strings including two series cells. For strings composed by a large number of series cells, the proposed voltage equalizer is superior to the conventional one in the aspect of balancing speed and power conversion efficiency. The larger the number of series battery/EDLC cells, the more obvious the superiority is. Figure 10a ,b shows the simulation cell-voltage waveforms of the balancing process for two-, four- Comparing the two models, the equivalent resistance between two adjacent battery/EDLC cells is 2R B is Figure 8 whereas is R B in Figure 9 . It means the charge-balancing speed of the conventional equalizer (see Figure 1a) is twice that of the proposed one. However, when charge is need to transfer from the battery cell B i with higher initial voltage to B k with lower initial voltage, the speed is no longer the same as that for two adjacent cells. In order to facilitate analysis, assuming the cell number k is larger than i, i.e., k > i. It could be obtained from the model of Figure 9 that the equivalent resistance between the two cells B k and B i is (k´i)R B , whereas the equivalent resistance 2R B is still found between B k and B i in the model of Figure 8 .
Simulation Comparison
Hence, the balancing speed of the conventional equalizer is directly related to the interval between the cells B k and B i . The farther the interval, the slower the speed is. For the proposed voltage equalizer, however, the balancing speed is independent of the cells' interval.
Assuming the same power (V inˆIin ) flows into the cell-port of B i and the cell-port of B k is configured as the output terminal in the two compared systems, it could be found that the power loss during the transferring process is (k´i)R B I in 2 for the conventional equalizer whereas 2R B I in 2 for the proposed one. Clearly, the power conversion efficiency of the proposed voltage equalizer is higher than that for the conventional one when the interval (k´i) is larger than 2. Summing up the above analysis, the conventional voltage equalizer of Figure 1a is more suitable for the battery/EDLC strings including two series cells. For strings composed by a large number of series cells, the proposed voltage equalizer is superior to the conventional one in the aspect of balancing speed and power conversion efficiency. The larger the number of series battery/EDLC cells, the more obvious the superiority is. The value of each switched capacitor employed in the both simulation equalization circuits is 220 μF. The two systems both operate at 22 kHz switching frequency and every one switching cycle is evenly divided by the two phases Φ1 and Φ2. Capacitors with 1 F capacitance and different initial voltages are used as cells. For the two-cell string, the initial voltages of cells are 2.7 V and 2.5 V. It could be seen from the upper of Figure 10a that the voltage gap between the two cells changes from 0.2 V to zero for about 0.5 s with the conventional equalizer, which is shorter than that with proposed one, 1.1 s given in the upper of Figure 10b . For the four-cell system with initial cell voltages (2.5 V 2.57 V 2.63 V 2.7 V), the balancing process consumes about 1.9 s for the conventional equalizer while 1.1 s for the proposed one, as shown in the middles of Figure 10a ,b. With initial cell voltages (2.5 V 2.54 V 2.58 V 2.62 V 2.66 V 2.7 V), the equalization process for six-cell is given in the lower of both subfigures. It shows that the balancing time is more than 4.5 s for the conventional equalizer while still about 1.1 s for the proposed one.
Comparing the three balancing processes given in both Figure 10a ,b, it could be seen that the balancing time increases significantly along with the increase of the number of series EDLC cells for the conventional SC voltage equalizer. For the proposed SC equalizer, however, the balancing duration is almost independent from the number of the series cells. Thus, the same conclusions that the proposed voltage equalizer is superior to the conventional one for the multi-cell string and the latter is more suitable for two-cell system are found in both model comparison and simulation results.
Experimental Verification
Prototypes and Characteristics Test
Prototypes of both the conventional and proposed SC automatic voltage equalizers for four-cell strings have been built. All switches are implemented by the same MOSFETs with on-resistance 2.8 mΩ and all switched capacitors are implemented by 220 μF/11 mΩ electrolytic capacitors. The value of each switched capacitor employed in the both simulation equalization circuits is 220 µF. The two systems both operate at 22 kHz switching frequency and every one switching cycle is evenly divided by the two phases Φ 1 and Φ 2 . Capacitors with 1 F capacitance and different initial voltages are used as cells. For the two-cell string, the initial voltages of cells are 2.7 V and 2.5 V. It could be seen from the upper of Figure 10a that the voltage gap between the two cells changes from 0.2 V to zero for about 0.5 s with the conventional equalizer, which is shorter than that with proposed one, 1.1 s given in the upper of Figure 10b . For the four-cell system with initial cell voltages (2.5 V 2.57 V 2.63 V 2.7 V), the balancing process consumes about 1.9 s for the conventional equalizer while 1.1 s for the proposed one, as shown in the middles of Figure 10a ,b. With initial cell voltages (2.5 V 2.54 V 2.58 V 2.62 V 2.66 V 2.7 V), the equalization process for six-cell is given in the lower of both subfigures. It shows that the balancing time is more than 4.5 s for the conventional equalizer while still about 1.1 s for the proposed one.
Experimental Verification
Prototypes and Characteristics Test
Prototypes of both the conventional and proposed SC automatic voltage equalizers for four-cell strings have been built. All switches are implemented by the same MOSFETs with on-resistance 2.8 mΩ and all switched capacitors are implemented by 220 µF/11 mΩ electrolytic capacitors.
A pair of complementary gate signals with 22 kHz switching frequency and fixed duty ratio as well as reasonable dead-time are generated by the driver circuit as given in Figure 11a . At first, the two prototypes are configured as Figure 11b ,c, respectively. The lowest cell-port of both prototypes is connected with a voltage source V in = 3 V as input power and other cell-ports are connected with 1000 µF electrolytic capacitors. As load, a current source I O is connected with one of three combined switches (S 1 _S 1 ', S 2_ S 2 ', S 3 _S 3 '). When the combined switch S 3 _S 3 ' is turned ON, a constant current load I O = 1 A is connected to the highest cell-port in both test systems and gate signals as well as currents flowing though switched capacitors are obtained as shown in Figure 12 .
Energies 2016, 9, 138 1000 μF electrolytic capacitors. As load, a current source IO is connected with one of three combined switches (S1_S1', S2_S2', S3_S3'). When the combined switch S3_S3' is turned ON, a constant current load IO = 1 A is connected to the highest cell-port in both test systems and gate signals as well as currents flowing though switched capacitors are obtained as shown in Figure 12 . Because of the effect of ESL in capacitors, the current waveforms are smooth and increase from zero at the beginning of each phase, which contributes to the switching losses and EMI reductions. It could be seen from Figure 12a that there are just two switched capacitors C0 and C3 involved in the energy transfer process for the proposed equalizer.C1, C2 are idled and energy is transferred from Vin to the CO3 directly, though C0 and C3. For the conventional equalization system, energy is transferred from Vin to CO1 firstly, then to CO2 and to CO3 lastly, there is therefore no switched ignored. The power conversion efficiency has therefore the same trend with the change of output voltage, as shown in Figure 13 . For the conventional SC equalizer, it could be seen from Figure 13b that the output voltage as well as the power conversion efficiency decreases along with the increase of the interval between the input cell-port and the output one. For the proposed one, however, both of the output voltage and efficiency are just related to the output current and independent from the selected output cell-port as shown in Figure 13a . The equivalent resistances from the input cell-port to different output cell-ports are also measured for the two test systems of Figure 11b ,c, as depicted in Figure 14 . R0_i (i = 1, 2, 3) represents the equivalent resistance from the input terminal Vin to the selected output cell-port COi. Because of the effect of ESL in capacitors, the current waveforms are smooth and increase from zero at the beginning of each phase, which contributes to the switching losses and EMI reductions. It could be seen from Figure 12a that there are just two switched capacitors C 0 and C 3 involved in the energy transfer process for the proposed equalizer. C 1 , C 2 are idled and energy is transferred from V in to the C O3 directly, though C 0 and C 3 . For the conventional equalization system, energy is transferred from V in to C O1 firstly, then to C O2 and to C O3 lastly, there is therefore no switched capacitors could be idled and their current waveforms are shown in Figure 12b .
By selecting different combined switches, different cell-ports are configured as the output terminal and been connected with the constant current load I O . When the output current is varied from 0.2 A to 3 A, the output voltages are measured as depicted in Figure 13a for the proposed equalizer and Figure 13b for the conventional one. For the SC converters with voltage conversion ratio 1:1, power is transferred from input sources to load in the form of charge. The amount of charge transferred from the input source will be totally released to load and the average input current I in is the same as the output current I O for the two test systems because both of I in and I O are the integration of the same charge in unit time in the case where the driving loss of switches is ignored. The power conversion efficiency has therefore the same trend with the change of output voltage, as shown in Figure 13 . For the conventional SC equalizer, it could be seen from Figure 13b that the output voltage as well as the power conversion efficiency decreases along with the increase of the interval between the input cell-port and the output one. For the proposed one, however, both of the output voltage and efficiency are just related to the output current and independent from the selected output cell-port as shown in Figure 13a . The equivalent resistances from the input cell-port to different output cell-ports are also measured for the two test systems of Figure 11b ,c, as depicted in Figure 14 . R0_i (i = 1, 2, 3) represents the equivalent resistance from the input terminal Vin to the selected output cell-port COi. The equivalent resistances from the input cell-port to different output cell-ports are also measured for the two test systems of Figure 11b ,c, as depicted in Figure 14 . R 0_i (i = 1, 2, 3) represents the equivalent resistance from the input terminal V in to the selected output cell-port C Oi . For the conventional equalizer prototype, when i changes from 1 to 3, the equivalent resistance increases from 0.23 Ω to 0.48 Ω to 0.63 Ω, this trend is the same as the model of Figure 9 with the theoretical resistor R B = 0.2 Ω. In contrast, the equivalent resistances for the proposed equalizer prototype are basically the same for all different output cell-ports, which is also close to the model of Figure 8 with the theoretical resistor R B = 0.2 Ω.
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Voltage Equalization Test for Four-Cell Electric Double-Layer Capacitor String
With different initial voltages (2.32 V 1.81 V 1.36 V 0.95 V) of four series EDLCs (2.7 V, 350 F, labeled as B1, B2, B3 and B4), the equalization processes with prototypes of the conventional and proposed SC equalizers are shown in Figure 15a ,b, respectively. It depicts the equalization process continues for about 350 s for the conventional equalizer whereas 200 s for the proposed one. And all voltages change to about 1.6 V at the end. The conclusion that the voltage balancing speed of the proposed equalizer is faster than that of the conventional SC equalizer agrees with the theoretical analysis and the simulation results. 
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Conclusions
A novel voltage balancing system for series battery/EDLC strings is developed based on a two-phase SC technique in this paper. No bulky magnetic components or complex monitoring and control systems are required in the proposed voltage equalizer. The whole system is controlled by just a pair of complementary pulse signals with fixed switching frequency and fixed duty ratio of 0.5. The circuit configuration and operation principle of the proposed voltage equalizer are analyzed in detail. The model is also derived by using KVL and KCL for its state circuits. The same conclusions that the conventional SC voltage equalizer is more suitable for two-cell battery/EDLC 
A novel voltage balancing system for series battery/EDLC strings is developed based on a two-phase SC technique in this paper. No bulky magnetic components or complex monitoring and control systems are required in the proposed voltage equalizer. The whole system is controlled by just a pair of complementary pulse signals with fixed switching frequency and fixed duty ratio of 0.5. The circuit configuration and operation principle of the proposed voltage equalizer are analyzed in detail. The model is also derived by using KVL and KCL for its state circuits. The same conclusions that the conventional SC voltage equalizer is more suitable for two-cell battery/EDLC strings than the proposed one and the latter is superior to the conventional one for the multi-cell battery strings are found in both model comparison and simulation results. Experimental results on a four-cell EDLC string indicate that the proposed voltage balancing circuit has outstanding voltage equalization performance with a simple control method. The proposed voltage balancing system therefore could be used widely for high stacks of series battery or EDLC strings. Of course, the main drawback of the proposed balancing circuit is that a large number of switches are employed.
